

---

# Contents

---

<b>LIST OF ACRONYMS</b> . . . . .	ix
<b>PREFACE</b> . . . . .	xiii
<b>CHAPTER 1. INTRODUCTION</b> . . . . .	1
Nicolas POSSEME and Maxime DARNON	
1.1. Integration processes related to copper introduction . . . . .	5
1.2. Dielectric material with low- <i>k</i> value (<4). . . . .	7
1.2.1. Organic low- <i>k</i> dielectrics . . . . .	9
1.2.2. Silicon dioxide-based films . . . . .	9
1.2.3. Porous films. . . . .	10
<b>CHAPTER 2. INTERACTION PLASMA/DIELECTRIC</b> . . . . .	15
Nicolas POSSEME, Maxime DARNON, Thierry CHEVOLLEAU and Thibaut DAVID	
2.1. Porous SiOCH film etching . . . . .	15
2.1.1. Choice of etch tool. . . . .	15
2.1.2. Dielectric film etching . . . . .	19
2.2. Porous SiOCH film sensitivity to post-etch treatments . . . . .	37
2.2.1. Oxidizing process . . . . .	38
2.2.2. Reducing process . . . . .	39
2.2.3. Origin of the <i>k</i> -value degradation . . . . .	42

---

<b>CHAPTER 3. POROUS SiOCH FILM INTEGRATION</b> . . . . .	45
Nicolas POSSEME, Maxime DARNON, Thibaut DAVID and Thierry CHEVOLLEAU	
3.1. Trench first metallic hard mask integration. . . . .	45
3.1.1. Metal hard mask opening. . . . .	46
3.1.2. Via and line etching . . . . .	49
3.1.3. Residue formation . . . . .	54
3.1.4. Line wiggling. . . . .	62
3.2. Porous SiOCH integration using the via first approach . . . . .	68
3.2.1. Via etching . . . . .	69
3.2.2. Trilayer mask etching . . . . .	70
3.2.3. Line etching. . . . .	72
3.2.4. Mask removal . . . . .	73
3.2.5. Barrier opening. . . . .	73
3.2.6. Limitations of the via first integration scheme. . . . .	74
3.3. Summary . . . . .	75
<b>CHAPTER 4. INTERCONNECTS FOR TOMORROW.</b> . . . . .	77
Maxime DARNON and Nicolas POSSEME	
4.1. Consequence of porosity increase . . . . .	77
4.2. Process solutions for dielectric constant reduction . . . . .	80
4.2.1. Plasma etching with barrier passivation layers . . . . .	80
4.2.2. Limiting species reactivity at lower temperature . . . . .	80
4.2.3. Pore filling using cryogenic plasma. . . . .	81
4.2.4. Curing processes . . . . .	82
4.3. Material solutions for dielectric constant reduction . . . . .	83
4.3.1. Plasma-resistant porous SiOCH . . . . .	83
4.3.2. Organic polymer low-k . . . . .	84

---

4.4. Alternative interconnect architectures for dielectric constant reduction . . . . .	85
4.4.1. Late porogen removal . . . . .	85
4.4.2. Post-porosity plasma protection (P4) . . . . .	86
4.4.3. Photopatternable low-k dielectrics (PPLK) . . . . .	87
4.4.4. Subtractive plasma etching . . . . .	88
4.4.5. Air gaps . . . . .	89
4.5. Conclusion . . . . .	91
<b>BIBLIOGRAPHY</b> . . . . .	93
<b>LIST OF AUTHORS</b> . . . . .	105
<b>INDEX</b> . . . . .	107