

---

# Contents

---

<b>Quotation</b> . . . . .	ix
<b>Preface</b> . . . . .	xi
<b>Introduction</b> . . . . .	xv
<b>Part 1. Characterization of a Semiconductor Memory</b> . . . . .	1
<b>Chapter 1. Timing Characterization of a Semiconductor Random-Access Memory</b> . . . . .	3
1.1. Signal naming convention . . . . .	3
1.2. Timing diagram . . . . .	4
1.3. Standardization of memory timing . . . . .	9
1.4. Measurement of a characteristic time . . . . .	14
1.5. Fundamental times. . . . .	14
1.6. Conclusion . . . . .	20
<b>Chapter 2. Other Characteristics of a Semiconductor Random-Access Memory</b> . . . . .	21
2.1. Electrical characteristics . . . . .	21
2.2. Miscellaneous characteristics . . . . .	30
2.3. Performance measurement . . . . .	31
2.4. Memory testing . . . . .	31
2.5. Conclusion . . . . .	32
<b>Chapter 3. Encapsulation</b> . . . . .	33
3.1. Generalities. . . . .	33
3.2. Interconnection technologies . . . . .	37

3.2.1. Micro-wiring . . . . .	38
3.2.2. Automatic tape transfer. . . . .	38
3.2.3. Flip-chip technology . . . . .	38
3.3. Two-dimensional single-chip encapsulation . . . . .	40
3.3.1. Pin and pad packages. . . . .	41
3.3.2. Encapsulation on substrate. . . . .	49
3.4. Advanced integrations. . . . .	52
3.4.1. Multichip module . . . . .	52
3.4.2. Associated concepts . . . . .	53
3.4.3. 2.5D integration. . . . .	55
3.4.4. Three-dimensional integration . . . . .	55
3.4.5. 3.5D package . . . . .	57
3.5. Technical characteristics . . . . .	57
3.6. Electrical modeling . . . . .	58
3.7. Memory module . . . . .	59
3.7.1. Definition . . . . .	59
3.7.2. Form factor . . . . .	60
3.7.3. Connectivity. . . . .	79
3.8. Conclusion . . . . .	82
<b>Chapter 4. Electronic Aspects of Interfacing. . . . .</b>	<b>83</b>
4.1. Transmission line . . . . .	83
4.1.1. Modeling. . . . .	84
4.1.2. Termination . . . . .	85
4.2. Possible interconnection types . . . . .	86
4.3. Reminder on the interface between two logical subassemblies . . . . .	91
4.4. Equalization . . . . .	98
4.5. Power supply. . . . .	99
4.6. The SPMT™ interface . . . . .	102
4.7. Conclusion . . . . .	103
<b>Part 2. Asynchronous Static Random-Access Memory. . . . .</b>	<b>105</b>
<b>Chapter 5. Internal Organization of a Generic Asynchronous Static Random-Access Memory . . . . .</b>	<b>107</b>
5.1. Memory cell . . . . .	108
5.2. General organization . . . . .	123
5.3. Read amplifier . . . . .	128
5.4. Basic operations . . . . .	129
5.5. Layout . . . . .	132
5.6. Manufacturing technologies . . . . .	134

---

5.7. Cell stability . . . . .	135
5.8. Conclusion . . . . .	137
<b>Chapter 6. Asynchronous Static Random-Access Memory as a Component . . . . .</b>	<b>139</b>
6.1. The asynchronous model . . . . .	140
6.2. Variations on the asynchronous model. . . . .	147
6.2.1. Serial-access SRAM . . . . .	147
6.2.2. Backup memory. . . . .	147
6.3. Conclusion . . . . .	150
<b>Conclusion . . . . .</b>	<b>153</b>
<b>Appendices . . . . .</b>	<b>157</b>
<b>Appendix 1. . . . .</b>	<b>159</b>
<b>Appendix 2. . . . .</b>	<b>165</b>
<b>List of Acronyms. . . . .</b>	<b>171</b>
<b>References. . . . .</b>	<b>193</b>
<b>Index. . . . .</b>	<b>209</b>