Committee login






Small thumbnail

Reliability Investigation of LED Devices for Public Light Applications

Durability, Robustness and Reliability of Photonic Devices Set

Small thumbnail

Aerospace Actuators 2

Signal-by-Wire and Power-by-Wire

Small thumbnail

Flash Memory Integration

Performance and Energy Considerations

Small thumbnail

Mechanics of Aeronautical Solids, Materials and Structures

Small thumbnail

Engineering Investment Process

Making Value Creation Repeatable

Small thumbnail

Space Strategy

Small thumbnail

Distributed Systems

Concurrency and Consistency

Small thumbnail

Fatigue of Textile and Short Fiber Reinforced Composites

Durability and Ageing of Organic Composite Materials Set Volume 1

Small thumbnail

Management of the Effects of Coastal Storms

Policy, Scientific and Historical Perspectives

Small thumbnail

Computational Color Science

Variational Retinex-like Methods

Small thumbnail

Plasma Etching Processes for Interconnect Realization in VLSI

Edited by Nicolas Posseme, CEA-LETI, Grenoble, France

ISBN: 9781785480157

Publication Date: April 2015   Hardback   122 pp.

75.00 USD

Add to cart




This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.
This book focuses on back end of line (BEOL) for high performance device realization and presents an overview of all etch challenges for interconnect realization as well as the current etch solutions proposed in the semiconductor industry.
The choice of copper/low-k interconnect architecture is one of the keys for integrated circuit performance, process manufacturability and scalability. Today, implementation of porous low-k material is mandatory in order to minimize signal propagation delay in interconnections. In this context, the traditional plasma process issues (plasma-induced damage, dimension and profile control, selectivity) and new emerging challenges (residue formation, dielectric wiggling) are critical points of research in order to control the reliability and reduce defects in interconnects.
These issues and potential solutions are illustrated by the authors through different process architectures available in the semiconductor industry (metallic or organic hard mask strategies).


1. Introduction, Nicolas Posseme and Maxime Darnon.
2. Interaction Plasma/Dielectric, Nicolas Posseme, Maxime Darnon, Thierry Chevolleau and Thibaut David.
3. Porous SiOCH Film Integration, Nicolas Posseme, Maxime Darnon, Thibaut David and Thierry Chevolleau
4. Interconnects for Tomorrow, Maxime Darnon and Nicolas Posseme.

About the Authors

Nicolas Posseme is a Research Scientist and Deputy Head of Plasma Etching & Stripping in the Silicon Technologies division at the CEA-LETI Laboratory in Grenoble, France.


DownloadTable of Contents - PDF File - 137 Kb

Related Titles

0.01711 s.