Committee login






Small thumbnail

Dynamics of Large Structures and Inverse Problems

Mathematical and Mechanical Engineering Set Volume 5

Small thumbnail

Civil Engineering Structures According to the Eurocodes

Small thumbnail

Swelling Concrete in Dams and Hydraulic Structures

DSC 2017

Small thumbnail

Earthquake Occurrence

Short- and Long-term Models and their Validation

Small thumbnail

The Chemostat

Mathematical Theory of Microorganims Cultures

Small thumbnail

From Prognostics and Health Systems Management to Predictive Maintenance 2

Knowledge, Traceability and Decision

Small thumbnail

First Hitting Time Regression Models

Lifetime Data Analysis Based on Underlying Stochastic Processes

Small thumbnail

The Innovative Company

An Ill-defined Object

Small thumbnail

Reading and Writing Knowledge in Scientific Communities

Digital Humanities and Knowledge Construction

Small thumbnail

Going Past Limits To Growth

A Report to the Club of Rome EU-Chapter

Small thumbnail

Plasma Etching Processes for Interconnect Realization in VLSI

Edited by Nicolas Posseme, CEA-LETI, Grenoble, France

ISBN: 9781785480157

Publication Date: April 2015   Hardback   122 pp.

75.00 USD

Add to cart




This is the first of two books presenting the challenges and future prospects of plasma etching processes for microelectronics, reviewing the past, present and future issues of etching processes in order to improve the understanding of these issues through innovative solutions.
This book focuses on back end of line (BEOL) for high performance device realization and presents an overview of all etch challenges for interconnect realization as well as the current etch solutions proposed in the semiconductor industry.
The choice of copper/low-k interconnect architecture is one of the keys for integrated circuit performance, process manufacturability and scalability. Today, implementation of porous low-k material is mandatory in order to minimize signal propagation delay in interconnections. In this context, the traditional plasma process issues (plasma-induced damage, dimension and profile control, selectivity) and new emerging challenges (residue formation, dielectric wiggling) are critical points of research in order to control the reliability and reduce defects in interconnects.
These issues and potential solutions are illustrated by the authors through different process architectures available in the semiconductor industry (metallic or organic hard mask strategies).


1. Introduction, Nicolas Posseme and Maxime Darnon.
2. Interaction Plasma/Dielectric, Nicolas Posseme, Maxime Darnon, Thierry Chevolleau and Thibaut David.
3. Porous SiOCH Film Integration, Nicolas Posseme, Maxime Darnon, Thibaut David and Thierry Chevolleau
4. Interconnects for Tomorrow, Maxime Darnon and Nicolas Posseme.

About the Authors

Nicolas Posseme is a Research Scientist and Deputy Head of Plasma Etching & Stripping in the Silicon Technologies division at the CEA-LETI Laboratory in Grenoble, France.


DownloadTable of Contents - PDF File - 137 Kb

Related Titles

0.01843 s.