General

Authors

Search


Committee login



 
 

 


 

 

Forthcoming

Small thumbnail

Dynamics of Large Structures and Inverse Problems

Mathematical and Mechanical Engineering Set Volume 5

Small thumbnail

Civil Engineering Structures According to the Eurocodes

Small thumbnail

Swelling Concrete in Dams and Hydraulic Structures

DSC 2017

Small thumbnail

Earthquake Occurrence

Short- and Long-term Models and their Validation

Small thumbnail

The Chemostat

Mathematical Theory of Microorganims Cultures

Small thumbnail

From Prognostics and Health Systems Management to Predictive Maintenance 2

Knowledge, Traceability and Decision

Small thumbnail

First Hitting Time Regression Models

Lifetime Data Analysis Based on Underlying Stochastic Processes

Small thumbnail

The Innovative Company

An Ill-defined Object

Small thumbnail

Reading and Writing Knowledge in Scientific Communities

Digital Humanities and Knowledge Construction

Small thumbnail

Going Past Limits To Growth

A Report to the Club of Rome EU-Chapter

Small thumbnail

Plasma Etching Processes for CMOS Device Realization

Edited by Nicolas Posseme, CEA-LETI Laboratory, Grenoble, France

ISBN: 9781785480966

Publication Date: January 2017   Hardback   136 pp.

80 USD


Add to cart

eBooks


Ebook

Description

Plasma etching has long enabled the perpetuation of Moore's Law. Today, etch compensation helps to create devices that are smaller than 20 nm. But, with the constant downscaling in device dimensions and the emergence of complex 3D structures (like FinFet, Nanowire and stacked nanowire at longer term) and sub 20 nm devices, plasma etching requirements have become more and more stringent.
Now more than ever, plasma etch technology is used to push the limits of semiconductor device fabrication into the nanoelectronics age. This will require improvement in plasma technology (plasma sources, chamber design, etc.), new chemistries (etch gases, flows, interactions with substrates, etc.) as well as a compatibility with new patterning techniques such as multiple patterning, EUV lithography, Direct Self Assembly, ebeam lithography or nanoimprint lithography.
This book presents these etch challenges and associated solutions encountered throughout the years for transistor realization.

Contents

1. CMOS Devices Through the Years by Maud Vinet and Nicolas Posseme
2. Plasma Etching in Microelectronics by Maxime Darnon
3. Patterning Challenges in Microelectronics by Sébastien Barnola, Nicolas Posseme, Stefan Landis and Maxime Darnon
4. Plasma Etch Challenges for Gate Patterning by Maxime Darnon and Nicolas Posseme

About the Authors

Nicolas Posseme is a senior research scientist in micro and nanotechnology and deputy head of plasma etching & stripping in the silicon technologies division at the CEA-LETI Laboratory in Grenoble, France.

Downloads

DownloadTable of Contents - PDF File - 174 Kb

Related Titles



































0.01630 s.