

## Table of Contents

<b>Introduction . . . . .</b>	<b>xi</b>
<b>Table of Symbols . . . . .</b>	<b>xv</b>
<b>Chapter 1. Physical Basis of Semiconductor Materials . . . . .</b>	<b>1</b>
Arnaud BOURNEL, Philippe DOLLFUS and Sylvie GALDIN RETAILLEAU	
1.1. Semiconductor crystals . . . . .	1
1.1.1. General ideas . . . . .	1
1.1.2. Crystal structure . . . . .	2
1.1.3. Reciprocal lattices . . . . .	6
1.1.4. Vibrations of the crystal lattice . . . . .	8
1.2. Band structure of semiconductors . . . . .	13
1.2.1. Energy bands for electrons in a perfect crystal . . . . .	13
1.2.2. Electron dynamics . . . . .	21
1.2.3. Concept of holes . . . . .	24
1.2.4. 3D crystals – generalization . . . . .	26
1.2.5. Silicon band structure . . . . .	27
1.2.6. Density of states in the allowed bands . . . . .	31
1.2.7. Energy levels introduced by crystal imperfections . . . . .	33
1.2.8. Occupation of energy levels at thermal equilibrium . . . . .	37
1.3. Bibliography . . . . .	41
<b>Chapter 2. Basic Elements of the Physics of Transport in Semiconductor Devices . . . . .</b>	<b>43</b>
Arnaud BOURNEL, Philippe DOLLFUS and Sylvie GALDIN RETAILLEAU	
2.1. Perturbation effects: transport and generation–recombination . . . . .	43
2.1.1. Transport phenomena . . . . .	43
2.1.2. Generation of excess carriers and recombination . . . . .	55

2.2. Transport in devices . . . . .	59
2.2.1. System at thermodynamic equilibrium . . . . .	60
2.2.2. Out-of-equilibrium systems . . . . .	61
2.2.3. Equations to be solved for the study of devices . . . . .	63
2.3. Example of a PN junction . . . . .	68
2.3.1. Realization: doping profiles . . . . .	68
2.3.2. PN junction at thermodynamic equilibrium . . . . .	69
2.3.3. PN junction under forward bias . . . . .	74
2.3.4. PN junction in reverse bias . . . . .	90
2.3.5. Equivalent PN junction circuit . . . . .	96
2.4. Bibliography . . . . .	98
<b>Chapter 3. Introduction to MOSFET Physics . . . . .</b>	<b>99</b>
Thomas SKOTNICKI, Frédéric BŒUF and Thierry POIROUX	
3.1. Introduction . . . . .	99
3.2. Notation . . . . .	101
3.3. Ideal transistor . . . . .	103
3.3.1. Threshold voltage and inversion charge . . . . .	103
3.3.2. Conduction regime . . . . .	110
3.3.3. Static characteristics . . . . .	114
3.3.4. Dynamic characteristics . . . . .	117
3.4. Real transistors . . . . .	119
3.4.1. Introduction . . . . .	119
3.4.2. Effective gate dielectric thickness . . . . .	120
3.4.3. Conduction regime . . . . .	126
3.4.4. Off-state regime . . . . .	138
3.4.5. Short channel effects . . . . .	140
3.4.6. Narrow channel effects . . . . .	149
3.4.7. Volume punchthrough . . . . .	151
3.4.8. Threshold voltage in the conduction regime . . . . .	152
3.5. Performance projections for future technology nodes . . . . .	152
3.5.1. MASTAR model . . . . .	153
3.5.2. ITRS performance projection and required technological improvements . . . . .	153
3.6. Behavior of ultimately scaled MOSFETs . . . . .	156
3.6.1. Transport under non-equilibrium conditions . . . . .	157
3.6.2. Ballistic transistor . . . . .	160
3.6.3. Source/drain direct tunneling . . . . .	163
3.6.4. Random dopant fluctuations . . . . .	165
3.7. Bibliography . . . . .	166

<b>Chapter 4. Introduction to SOI Technology and Transistors . . . . .</b>	<b>169</b>
Sorin CRISTOLOVEANU and Francis BALESTRA	
4.1. Introduction . . . . .	169
4.2. Advantages of SOI . . . . .	170
4.3. SOI materials . . . . .	171
4.3.1. Wafer bonding . . . . .	171
4.3.2. Unibond . . . . .	173
4.3.3. Eltran . . . . .	174
4.3.4. SIMOX . . . . .	174
4.3.5. Silicon on nothing (SON) . . . . .	175
4.3.6. Other SOI materials . . . . .	175
4.3.7. Germanium on insulator (GeOI) . . . . .	176
4.3.8. Novel SOI structures . . . . .	177
4.3.9. Characterization of SOI materials . . . . .	177
4.4. SOI devices and circuits . . . . .	179
4.4.1. CMOS circuits . . . . .	179
4.4.2. Bipolar transistors . . . . .	180
4.4.3. High-voltage devices . . . . .	180
4.4.4. Innovative devices . . . . .	181
4.5. Thin-film fully depleted SOI MOSFETs . . . . .	182
4.5.1. Threshold voltage . . . . .	182
4.5.2. Subthreshold slope . . . . .	184
4.5.3. Transconductance . . . . .	185
4.5.4. Volume inversion . . . . .	186
4.5.5. Defect coupling . . . . .	186
4.5.6. Meta-stable dip (MSD) . . . . .	187
4.5.7. Self-heating . . . . .	188
4.6. Partially depleted SOI MOSFETs . . . . .	190
4.6.1. Kink effect . . . . .	190
4.6.2. Hysteresis and latch . . . . .	191
4.6.3. Transient and history effects . . . . .	192
4.6.4. Transition from partial to full depletion . . . . .	192
4.7. Small-geometry effects in SOI MOSFETs . . . . .	193
4.7.1. Parasitic bipolar transistor . . . . .	193
4.7.2. Short-channel effects . . . . .	194
4.7.3. Hot-carrier degradation . . . . .	196
4.7.4. Ultrathin gate dielectric . . . . .	199
4.8. Ultimate SOI MOSFETs . . . . .	200
4.8.1. Dynamic-threshold transistor (DT-MOSFET) . . . . .	200
4.8.2. Ground plane MOSFET . . . . .	201
4.8.3. Ultrathin transistors . . . . .	203
4.8.4. Double-gate MOSFETs . . . . .	206

4.8.5. Triple-gate MOSFETs . . . . .	208
4.8.6. Gate-all-around MOSFETs . . . . .	211
4.8.7. Four-gate FET ( $G^4$ -FET) . . . . .	212
4.9. Conclusions . . . . .	213
4.10. Bibliography . . . . .	214
<b>Chapter 5. Physics of Bipolar Transistors and Integration in CMOS Technology</b> . . . . .	223
Mireille MOUIS	
5.1. Introduction . . . . .	223
5.2. Operation principle of the bipolar junction transistor (BJT) . . . . .	224
5.2.1. The ideal bipolar transistor . . . . .	226
5.2.2. Physical mechanisms involved in non-ideal operation . . . . .	229
5.2.3. The non-ideal transistor current diagram . . . . .	235
5.2.4. Access resistances . . . . .	236
5.3. Small signal operation of bipolar transistors . . . . .	237
5.3.1. Capacitances and transit times . . . . .	237
5.3.2. Cut-off frequencies . . . . .	237
5.4. Trade-offs for performance optimization of BJTs . . . . .	240
5.4.1. Trade-off between current gain and base resistance . . . . .	241
5.4.2. Trade-off between transit frequency and EB junction leakage . . . . .	241
5.4.3. Trade-off between $f_T$ , $BV_{CEO}$ and $V_{AF}$ . . . . .	242
5.5. Integration of the silicon BJT into CMOS technology . . . . .	243
5.5.1. Principle of BiCMOS integration . . . . .	243
5.5.2. Main technological features . . . . .	243
5.6. Advantages of the SiGe base . . . . .	244
5.6.1. Limitations to system integration on silicon using BJTs . . . . .	244
5.6.2. Comparison of BJT and HBT performance with a given doping profile . . . . .	245
5.6.3. The SiGe base: additional degrees of freedom for device optimization . . . . .	255
5.6.4. Practical example for HBT–BJT comparison . . . . .	258
5.7. Integration of SiGe epitaxy in a BiCMOS technology . . . . .	261
5.7.1. Mechanical stress, critical thickness . . . . .	261
5.7.2. The different types of epitaxy . . . . .	262
5.7.3. Adaptation of the BJT architecture to HBTs . . . . .	266
5.7.4. Specific HBT architectures . . . . .	271
5.8. Conclusions . . . . .	276
5.9. Bibliography . . . . .	277

<b>Chapter 6. Non-volatile Memories . . . . .</b>	<b>287</b>
Julien BUCKLEY and François MONDON	
6.1. Use of electronic memories . . . . .	287
6.1.1. Introduction . . . . .	287
6.1.2. Non-volatile memories. . . . .	288
6.1.3. Evolution of non-volatile memories . . . . .	290
6.2. Operation principles of non-volatile MOS memories . . . . .	291
6.2.1. Use of a MOS transistor as memory cell . . . . .	291
6.2.2. Interface trapping structure (MNOS transistor) . . . . .	293
6.2.3. Floating gate structures . . . . .	295
6.2.4. Program operation . . . . .	295
6.2.5. Data retention . . . . .	297
6.2.6. Erase operation . . . . .	298
6.3. EPROM memories . . . . .	298
6.3.1. Memory cell structure: floating gate and control gate . . . . .	298
6.3.2. Hot electron write operation . . . . .	299
6.3.3. Erase operation by exposure to UV rays . . . . .	302
6.3.4. Evolution of the structures . . . . .	303
6.3.5. Performance, charge retention . . . . .	304
6.4. EEPROM memories. . . . .	305
6.4.1. Charge trap memory cells . . . . .	305
6.4.2. Floating gate EEPROM memory cell . . . . .	308
6.5. Flash-EEPROM memories. . . . .	311
6.5.1. From EPROM to Flash-EEPROM . . . . .	311
6.5.2. Operation of NOR-type FLOTOX memories . . . . .	311
6.5.3. Memory operation – NAND . . . . .	314
6.5.4. Evolution of Flash-EEPROM memories . . . . .	317
6.5.5. Scaling limits of current NVM technologies . . . . .	321
6.5.6. Solutions to further push MOS NVM scaling . . . . .	325
6.6. Physical phenomena involved in EEPROM . . . . .	328
6.6.1. Electrical properties of the gate oxide . . . . .	328
6.6.2. Properties of the oxide formed on polycrystalline silicon . . . . .	333
6.6.3. Properties of silicon nitride . . . . .	335
6.6.4. Multilayer insulators: oxide–nitride–oxide and oxide–nitride . . . . .	336
6.7. Alternative NVM technology candidates . . . . .	338
6.7.1. Phase change memories . . . . .	338
6.7.2. Magnetoresistive memories . . . . .	340
6.7.3. Ferroelectric memories . . . . .	343
6.7.4. Conductive bridging RAM . . . . .	345
6.7.5. OxRAM memories . . . . .	346
6.8. Conclusions. . . . .	347
6.9. Bibliography . . . . .	348

x Silicon Devices in Integrated Circuits

<b>List of Authors</b> . . . . .	365
<b>Index</b> . . . . .	367